Abstract. Power is a RISC architecture developed by IBM, Freescale, and several other companies and implemented in a series of POWER processors. The architecture features a relaxed memory model providing very weak guarantees with respect to the ordering and atomicity of memory accesses. Due to these weaknesses, some programs that are correct under sequential consistency (SC) show undesirable effects when run under Power. We call these programs not robust against the Power memory model. Formally, a program is robust if every computation under Power has the same data and control dependencies as some SC computation. Our contribution is a decision procedure for robustness of concurrent programs against the Power memory model. It is based on three ideas. First, we reformulate robustness in terms of the acyclicity of a happensbefore relation. Second, we prove that among the computations with cyclic happens-before relation there is one in a certain normal form. Finally, we reduce the existence of such a normal-form computation to a language emptiness problem. Altogether, this yields a PSpace algorithm for checking robustness against Power. We complement it by a matching lower bound to show PSpace-completeness.
Introduction
To execute code as fast as possible, modern processors reorder operations. For example, Intel x86/x86-64 and SPARC processors implement the Total Store Ordering (TSO) memory model [13] which allows write buffering: store operations in each thread can be queued and get executed on memory later. Processors can also execute independent instructions out of program order as soon as the input data and computational units are available for them. This is an inherent feature of the POWER and ARM microprocessors [12] . Moreover, Power and ARM memory models, unlike TSO, do not guarantee store atomicity: one write can become visible to different threads at different times. They only ensure that all threads see stores to the same memory location in the same order; stores to different memory locations can be seen in different order by different threads.
All these optimizations are usually designed so that a single-threaded program has the illusion that its instructions are executed in program order. The picture changes in the presence of concurrency. Concurrent programs are often assumed to have sequentially consistent (SC) semantics [10] : each thread executes its operations in program order, stores become visible immediately to all threads. Concurrent programs may observe a difference from SC when run on [14] . By & and & we denote the addresses of the variables and . Initially, = = 0. The first thread writes a message into and sets flag variable , signifying that the message is written. The second thread reads the flag and, if it is set, expects to see the message written to by the first thread.
a modern processor with a weak memory model. To see this, consider the MP program in Figure 1 . SC and TSO forbid the situation where r 1 > r 2 upon termination of both threads. However, this is possible on Power: instruction can read the value written by , whereas reads the initial value.
We call a program not robust against Power [15, 6, 7, 2, 5, 8, 4] if it exhibits non-SC behaviors when executed under the Power memory model. More formally, a program is robust if all its Power computations have the same data and control dependencies as the computations under SC. That is, for every Power computation there is a sequentially consistent computation which executes the same instructions, all loads read from the same stores in both computations, and stores to the same address happen in the same order. Robust programs produce the same results on Power and SC architectures, which means verification results for SC remain valid for the weak memory model.
We present an algorithm for deciding robustness against Power. This is the first decidability result for this architecture and, more generally, the first decidability result for a non-store atomic memory model. We obtain the algorithm in the following steps. First, we reformulate robustness in terms of acyclicity of a happens-before relation, using the result by Shasha and Snir [15] . Second, we show that among the computations with cyclic happens-before there is always one in a certain normal form. Next, we prove that the set of all normal-form computations can be generated by a multiheaded automaton -an automaton model developed recently in the context of robustness [8] . Finally, to check cyclicity of the happens-before relation we intersect this automaton with regular languages. The program is robust iff the intersection is empty. This reduces robustness to language emptiness for multiheaded automata. The algorithm works in space polynomial in the size of the program. We obtain a matching lower bound by a reduction of SC-reachability to robustness, similar to [5] .
Related work The happens-before relation was formulated by Lamport [9] . Shasha and Snir [15] have shown that a computation violates sequential consistency iff it has a cyclic happens-before relation. Burckhardt and Musuvathi [6] proposed the first algorithm for detecting non-robustness against TSO based on monitoring SC computations. Burnim et al. [7] pointed out a mistake in the definition of TSO used in [6] and described monitoring algorithms for the TSO and PSO memory models. Alglave and Maranget [2] presented a tool to statically over-approximate happens-before cycles in programs written in x86 and Power assembly, and to insert synchronization primitives (memory fences and syncs) as required for robustness (called stability in their work). Bouajjani et al. [5] obtained the first decidability result for robustness: robustness against TSO is PSpace-complete for finite-state programs. In [4] they presented a reduction of robustness against TSO to SC reachability for general programs and an algorithm for optimal fence insertion.
The Power architecture has attracted considerable recent attention. Alglave et al. [3] give an overview of the numerous publications devoted to defining its semantics. We highlight two Power models: the operational model by Sarkar et al. [14] and the axiomatic one by Mador-Haim et al. [11] . These models were extensively tested against the architecture and were proven to be equivalent [11] . Nevertheless, the operational model is known to forbid certain behaviors that are possible on real hardware 1 and in the axiomatic model 2 [3] . Fortunately, there is a suggested fix: in Section 4.5 of [14] one should read from a coherenceorder-earlier write instead of from a different write (two occurrences). Then, the operational model is believed to strictly and tightly over-approximate Power [1] . In the present paper we stick to the corrected operational model from [14] .
Finally, we would like to note that ARM has a memory model very similar to that of Power. The differences and similarities are highlighted by Maranget et al. in [12, 3] . This fact promises a relatively easy transfer of the proof techniques used in the present paper to the ARM memory model.
Programming Model
We define programs and their semantics in terms of automata. An automaton is a tuple = ( , , , 0 , ), where is a set of states, is an alphabet, ⊆ × ( ∪ { }) × is a set of transitions, 0 ∈ is an initial state, and ⊆ is a set of final states. We call the automaton finite if and are finite. We write
and denote src( ) := 1 , dst( ) := 2 , lab( ) = . The language of the automaton is ℒ( ) := { ∈ * | 0 − → for some ∈ }. For a sequence = 1 . . . ∈ * we define | | := , [ ] := , first( ) := 1 , and last( ) := . We use · for concatenation,↓for projection, and for the empty sequence. Given ∈ * and , ∈ , we write
→ , ′ ∈ , and ′ ∈ , we define Let DOM = ADDR be a finite domain of values and addresses containing the value 0. Let REG be a finite set of registers that take values from DOM. The set of commands CMD includes loads, stores, local assignments, and conditionals (assume):
The set of expressions EXPR is defined over constants from DOM, registers from REG, and (unspecified) functions FUN over DOM ∪ {⊥}. We assume that these functions return ⊥ iff any of the arguments is ⊥.
Power Semantics
We briefly recall the corrected model from [14] . The state of a running program consists of the runtime states of threads and the state of a storage subsystem.
The runtime state of a thread includes information about the instructions being executed by the thread. In order to start executing an instruction, the thread must fetch it. The thread can fetch any instruction whose source control state is equal to the destination state of the last fetched instruction. Then, the thread must perform any computation required by the semantics of this instruction. For example, for a load the thread must compute the address being accessed, then read the value at this address, and place it into the target register. The last step of executing an instruction is committing it. Committing an instruction requires committing all its dependencies. For example, before committing a load the thread must commit all its address dependencies -the instructions which define the values of registers used in the address expression -and control dependencies -the program-order-earlier (fetched earlier than the load) conditional instructions. Moreover, all loads and stores accessing the same address must be committed in the order in which they were fetched.
The storage subsystem keeps track, for each address, of the global ordering of stores to this address -the coherence order -and the last store to this address propagated to each thread. When a thread commits a store, this store is assigned a position in the coherence order which we identify by a rational number -the coherence key. We choose rational numbers (rather than naturals) to be able to insert a store between any two stores in the coherence order. The key must be greater than the coherence key of the last store to the same address propagated to this thread. The committed store is immediately propagated to its own thread. At some point later this store can be propagated to any other thread, as long as it is coherence-order-later (has a greater coherence key) than the last store to the same address propagated to that thread. When a thread loads a value from a certain address, it gets the value written by the last store to this address propagated to this thread. A thread can also forward the value being written by a not yet committed store to a later load reading the same address. This situation is called an early read.
An important property of Power is that it maintains the illusion of sequential consistency for single-threaded programs. This means that reorderings on the thread level must not lead to situations when, e.g., a program-order-later load reads a coherence-order-earlier store than the one read by a program-orderearlier load from the same address. In [14] these restrictions are enforced by the mechanism of restarting operations. We put these conditions into the requirements on final states of the running program instead.
To keep the paper readable, we omit the descriptions of Power synchronization instructions: sync, lwsync, isync. All constructions in the paper can be consistently extended to support them with the final result continuing to hold.
Formally, we define the semantics of program on Power by a Power automaton ( ) := ( , E, , 0 , ). Here, E is a set of labels called events that we define together with the transitions.
State space A state of the Power automaton is a pair = (ts, ) ∈ with runtime thread states ts : TID → and storage subsystem state ∈ . A runtime thread state = (fetched, committed, loaded) ∈ includes a finite sequence of fetched instructions fetched ∈ ℐ * , a set of indices of committed instructions committed ⊆ [1..|fetched|], and a function giving the store read by a load loaded : [1. .|fetched|] → {⊥} ∪ {init a | a ∈ ADDR} ∪ TID × N. We use init a to denote the initial store of value 0 to address a. The initial state of a running thread is 0 := ( , ∅, .⊥).
A state of the storage subsystem = (co, prop) ∈ includes a mapping from a store instruction (its thread id and index in the list of fetched instructions) to its position in the coherence order co : (TID × N ∪ {init a | a ∈ ADDR}) → Q, and a mapping from a thread id and an address to the last store to this address propagated to this thread prop : TID × ADDR → {init a | a ∈ ADDR} ∪ TID × N. The initial state of the storage subsystem is 0 := ( tid. .0, tid. a.init a ).
The initial state of automaton ( ) is 0 := ( tid. 0 , 0 ).
Transition relation Fix a state = (ts, ) with = (co, prop) and a thread id tid ∈ TID with runtime state ts(tid) = (fetched, committed, loaded).
Let eval(tid, , ) return the value in DOM of expression in the 'th fetched instruction of thread tid, or ⊥ when the value is undefined. Formally eval(tid, , ) := v, where v is computed as follows. If ∈ DOM, then v :
is a local assignment or a load to r. If there is no such index,
The expression addr(tid, ) returns the value of the address argument of the 'th fetched instruction of thread tid and is defined as follows. We use the special value ⊤ if the instruction has no such argument. If
Similarly, the expression val(tid, ) returns the value of the value argument of the 'th fetched instruction of thread tid and is defined as follows. If
The expressions addrdep(tid, ), datadep(tid, ), ctrldep(tid, ) denote the sets of indices of instructions in thread tid being respectively address, data, and control dependencies of the 'th instruction. The first two can be formally defined in a recursive manner, similar to eval. Also, ctrldep(tid,
is the smallest relation defined by the rules below:
(ts, )
(fetch,tid,instr)
(load,tid, ,a)
POW-STORE Assume all the preconditions from the previous rule hold, but
fetched[ ] is a store. Choose a coherence key k ∈ Q such that there is no
where
. Additionally, this transition is immediately followed by a POW-PROP transition propagating the store to the thread where it was committed.
(ts, ) be an earlier load to the same address:
. FIN-LD-ST Loads and stores in the same thread agree with the coherence order. Let fetched[ ] be a load, let fetched[ ′ ] be an earlier store to the same address:
The set of all Power computations of program is C power ( ) := ℒ( ( )). The set of all SC computations of the program C sc ( ) ⊆ C power ( ) includes only those computations where each instruction is executed atomically, and stores are immediately propagated to all threads. In the end, FIN-COMM holds as all fetched instructions are indeed committed, and FIN-LD and FIN-LD-ST trivially hold, as none of the threads has two instructions accessing the same address.
Then is uniquely determined.
Proof. Given a state and an event e, there is at most one transition from this state labeled by e. This is clear for non-load events. For load events, this follows from Lemma 4 and Lemma 5: if a load event was produced by a load from memory transition, then condition (3) from Lemma 5 holds, then condition (1) from Lemma 4 cannot hold for any store, therefore, the load event cannot be produced by an early read transition.
Proof. Follows from the loaded[ ] = ⊥ requirement in POW-LOAD and POW-EARLY transitions.
Proof. By definition of eval, Lemma 2, and the fact that functions in FUN are deterministic. ⊓ ⊔ Lemma 4. Consider a computation ∈ C power ( ). Then a load (tid, ) reads a value from a store (tid, ′ ) via an early read (POW-EARLY) transition iff (1)
Proof. From left to right. Assume the load (tid, ) reads the store (tid, ′ ) via an early read transition. Then (tid, ) must be the latest store to the same address in thread tid and must not be committed before load (i.e. committed after it), therefore (1) holds. If (2) does not hold, then (tid, ′ ) is not the latest store to address a in thread tid before the load event, since stores to the same address are committed in the order of fetching. Contradiction.
From right to left. Let 0
If addr( ′′ ) = a, we get a contradiction to (2) , since stores to the same address are committed in the order of fetching. If addr( ′′ ) = ⊥, then an early read is not possible in state , and the load reads from the latest propagated store (POW-LOAD), which is coherence-order-before the store (tid, ′ ), which is program-order-before (tid, ). This situation is forbidden by FIN-LD-ST.
By Lemma 3, addr(tid, ′ ) ∈ {a, ⊥}, therefore,
Then, again, a load from the latest propagated store takes place, which is impossible (see above). Therefore, addr(tid, ′ ) = a and val(tid, ′ ) ̸ = ⊥. Obviously, ′ ̸ ∈ committed holds, as each fetched instruction is committed only once, and (tid, ′ ) is committed after the load takes place, see (1) . All in all, all requirements for the early read from (tid, ′ ) are met, therefore, an early read transition from state is possible. As shown above, a load from memory transition from the same state leads to ̸ ∈ C power ( ), therefore, (tid, ) reads from the store (tid, ′ ) via an early read transition. ⊓ ⊔ Lemma 5. Consider a computation ∈ C power ( ). Then a load (tid, ) reads a value from a store (tid ′ , ′ ) via a load from memory (POW-LOAD) transition iff
2) 2 does not contain events matching (prop, tid, *, *, a), and (3) 3 does not contains events matching (commit, tid, [1.. − 1], *, a).
Proof. From left to right. Assume the load (tid, ) reads the store (tid ′ , ′ ) via a load from memory transition. Then, the load has read from the latest store to address a propagated to thread tid, i.e., (1) and (2) hold. Assume (3) does not hold -3 contains a commit (commit, tid, ′′ , *, a) and ′′ < . Then, (tid, ) reads from the store (tid ′ , ′ ), which is coherence-order-before the store (tid, ′′ ), which is program-order-before (tid, ). This situation is forbidden by FIN-LD-ST.
From right to left. By (1), (3), and Lemma 4, the load event was not generated by an early read transition. Therefore, the event was generated by a load from memory transition, and the load has taken the value from the latest propagated store to address a, which is, by (1) and (2)
Intuitively, a trace ( ) abstracts a program computation to the dataflow and control-flow relations between instructions. Formally, the trace of is a directed graph ( ) := ( , → , → , → , → ) with nodes and four kinds of arcs. The nodes are instructions together with their thread identifiers and serial numbers (in order to distinguish instructions executed in different threads and the same instruction executed multiple times in the same thread):
The program order → is the order in which instructions were fetched in each thread. The coherence order → gives the global ordering of writes to each address. The source order → shows the store from which a load took its value. The conflict order → shows, for a load, the stores to the same address following the store the load took its value from. We define the happens-before relation as → ℎ := → ∪ → ∪ → ∪ → .
Formally, consider a computation ∈ C power ( ). Let 0 − → with = (ts, (co, prop)). By Lemma 1, is uniquely determined. The trace ( ) := ( , → , → , → , → ) is defined as follows. Assuming tid ∈ TID, ts(tid) = (fetched, committed, loaded), ∈ [1..|fetched|], and similarly for tid ′ , we have: We will also need address → and data → dependence relations (defined as expected based on addrdep and datadep).
Since → includes all the information from the fetched component of a thread state, → and → can be reconstructed from → by inspecting the instructions labeling a node. They are therefore not included in the trace explicitly.
The robustness problem is, given a program , to check whether the set of all traces under Power is a subset of all traces under SC: power ( ) ⊆ sc ( ), where mm ( ) := { ( ) | ∈ C mm ( )} for mm ∈ {power, sc}.
Shasha and Snir have shown that a trace belongs to an SC computation iff its happens-before relation is acyclic:
is robust against Power iff there is no trace ∈ power ( ) with cyclic → ℎ .
Example 2. The trace of computation MP (Figure 2 ) has a cyclic happensbefore relation. By Lemma 6, this means that the program is not robust. Indeed, in no SC computation load can read 0 whereas has read 1.
Normal-Form Computations
We say that a computation ∈ C power ( ) is in normal form of degree if there is a partitioning = 1 · · · , such that all fetch events are in 1 (NF-A) and events related to different instructions occur in different parts of the computation in the same order (NF-B):
NF-B Formally, for ∈ {1, 2} let e , e ′ be events related to instruction (tid , ). If e 1 , e 2 ∈ and e ′ 1 , e ′ 2 ∈ ′ , then e 1 < e 2 iff e
In the rest of this section we prove the following theorem: Theorem 1. A program is robust iff it has no normal-form computations of degree | | + 3 with cyclic happens-before relation.
Consider a computation ∈ C mm ( ). By ∖ (tid, ) we denote the computation obtained from by deleting all events related to the 'th fetched instruction in thread tid.
Lemma 7. Consider a non-empty computation ∈ C power ( ). Then there is a (tid x , x ), such that
Proof. Consider the last fetched instruction in each thread. If among such instructions there is a non-store instruction, delete it: its result cannot be used by any other instruction. If all these instructions are stores, delete the one, on which (1) no load or store depends via (→ ∪ → ) + · → , and (2) no condition depends via (→ ∪ → ) + .
Towards a contradiction, assume there is no such store. Consider a last fetched (store) instruction in a thread tid 1 : (tid 1 , 1 ). Case 1: there is a load or a store (tid 2 , ′ 2 ) whose address depends on (tid 1 , 1 ). Case 2: there is a condition (tid 2 , ′ 2 ) whose value depends on (tid 1 , 1 ). Consider the last fetched instruction in thread tid 2 : (tid 2 , 2 ). It must be a store, and it must have been committed after (tid 1 , 1 ): a store can only be committed after all loads and stores fetched before it have their addresses determined (Case 1) and after all preceding conditions are committed (Case 2).
Continuing the reasoning, for any last fetched instruction in a thread (tid , ) there is a last instruction in a different thread (tid +1 , +1 ) which must have been committed later. Taking into account finiteness of the number of threads, we get a contradiction.
⊓ ⊔ Fix a program . Consider a shortest Power computation ∈ C power ( ) with cyclic → ℎ . Let (tid x , x ) be the instruction determined by Lemma 7. Let := 1 · x 1 · 2 · x 2 · · · , where {x 1 . . . x −1 } are the events related to the x 'th instruction fetched in thread tid x . Then ∖ (tid x , x ) :
′ is shorter than , its → ℎ is acyclic. Therefore, there is a computation ∈ C sc ( ) with ( ) = ( ′ ).
Computations and ′ consist of the same fetch, load, and commit events: fetch events are determined by → ; address component a of load and store commit events is determined by → , → (derivable from → ), and → ; since → is the same for both computations, we can assume that matching store commit events have the same value of coherence key k. Notably, can have more propagate events than ′ as Power semantics does not guarantee that all stores are propagated to all threads. Now we reorder events in each part of in the way they follow in . This gives a computation := ↓ 1 ·x 1 · ↓ 2 ·x 2 · · · ↓ . In the rest of the section we show that is a valid Power computation of program and has the same trace as .
Lemma 8. For all tid ∈ TID holds ↓ fetch ↓ tid = ↓ fetch ↓ tid.
Proof. Since ( ) = (
′ ), by definition of and properties of projection, for any tid ∈ TID we have Proof. The proof is a case consideration: which of the two cases holds in the definition of hold for , for , and whether the distinguished load and commit events are located in the same part . We consider two of the cases. The other are similar.
Assume requirements (1)- (2) from Lemma 4 hold for and requirements (1)-(3) from Lemma 5 holds for sequentially consistent computation . If load and commit events are in the same part, then
-looks like a read from memory situation. We check requirements (1)-(3) of Lemma 5 then. First, 2 ↓ must have no prop events to thread tid with the address a -holds as 2 does not have them. Second, 3 ↓ must have no commits of earlier writes in thread tid -holds as 3 does not have them. Third, ↓ = ( 1 · 2 · 3 ) ↓ , ∈ [ + 1.. ] must have no commit events for stores with indices [1.. − 1], the same address and thread id. Consider 1 ↓ -if it has such an event , then two stores to the same address, and , are committed in different order in ′ and , which is impossible due to ( ′ ) = ( ). Consider 2 ↓ -it does not have such an event, because 2 does not have prop events to address a, therefore, it does not have commits of own stores there too. Consider 3 ↓ -it does not have such an event, because 3 does not. Finally, none of x events, ∈ [ + 1.. − 1], must be a commit of earlier writes in thread tid -holds, as these events belong to the last fetched instruction of a thread.
Consider the case when load and commit events are in different parts, i.e.
, where , , are defined as before and
-looks like an early read case. Therefore, one must check that 2 ↓ · 3 ↓ · x · · · ↓ has no commit events matching (commit, tid, [ ′ + 1.. − 1], *, a). Consider 2 ↓ -does not have such events, because they would be immediately followed by a prop event to thread tid and address a, which contradicts requirement (2) (fetch, tid, ) A transition labeled by e from state is feasible due to Lemma 8 and the fact that feasibility of a fetch transition is conditioned solely on the previous fetch transition with the same thread id. (load, tid, , a) For the transition to be feasible, addr( ) = a must hold. In order to have addr(tid, ) ̸ = ⊥, all loads in thread tid, on which addr(tid, ) depends, must be satisfied. Note that these loads are the same in and due to Lemma 8. Since ∈ C power ( ), these load events occurred before e in . Let e ′ be one of these load events. If e ′ ∈ and e ∈ , < , or e ′ ∈ {x | ∈ [1.. − 1]}, or e ∈ {x | ∈ [1.. − 1]}, then e ′ and e are located in in the same order. If e ′ , e ∈ , then e ′ , e ∈ . Since the → components of ( ) and ( ) match up to a single deleted arc, e ′ and e are located in (therefore, in ↓ and ) in this order. By inductive assumption (3) and the fact that functions in FUN are deterministic, addr(tid, ) = a holds. Assume the load (tid, ) has read from a store (tid ′ , ′ ) in . Then, by Lemmas 4, 5, 9, either conditions (1)-(3) of Lemma 5 hold, or conditions (1)- (2) of Lemma 4 hold. In the former case, (prop, tid, tid ′ , ′ , a) is the last prop event to tid with address a, therefore, a load from memory transition reading (tid ′ , ′ ) is feasible from state . In the latter case, (tid ′ , ′ ) is the latest non-committed store to address a, and an early read transition reading (tid ′ , ′ ) is possible. The proof that addr(tid ′ , ′ ) ̸ = ⊥ is similar to the proof that addr(tid, ) ̸ = ⊥. (3), the fact that functions in FUN are deterministic, and the fact that ∈ C power ( ). (commit, tid, , k, a) Value k is unique, since it was unique in , and and consist of the same commit events. We check co(prop(tid, a)) < k. Assume it does not hold. Then, there is e ′ = (prop, tid, tid
and e ′ , e are located in in this order. If e ′ ∈ , e ∈ , < , or e ′ ∈ {x | ∈ [1.. − 1]}, or e ∈ {x | ∈ [1.. − 1]}, these events are located in in this order, which contradicts ∈ C power ( ). If e ′ , e ∈ , these events are located in in this order, which contradicts ∈ C power ( ). This transition is immediately followed by a prop transition in , since it did so in and (unless ∈ {x | ∈ [1.. − 1]}, which is a simpler case), and by properties of projection. (prop, tid, tid ′ , ′ , a) The requirement co(prop(tid, a)) < co(tid ′ , ′ ) is proven similarly to co(prop(tid, a)) < k in the previous case.
As shown above, 0 − → . What is left to check, is that ∈ . The requirement that all fetched instructions are committed trivially holds: includes the same commit events as ′ , therefore, by definition, contains the same commit events as . The other two requirements that loads and stores agree with the coherence order hold due to Lemma 8, the inductive assumption (3), and the fact that and consist of the same commit events (i.e. the coherence keys of matching stores are equal in these computations).
⊓ ⊔
Lemma 11. ( ) = ( )
Proof. Equality of → follows from Lemma 8. Equality of source relation follows from Lemmas 4, 5, 9, 10. Store order is determined by a and k components of store commit events. Since computations and consist of the same commit events, the → relations in the traces of and are the same. ⊓ ⊔ Lemma 12. ∈ C power ( ) and ( ) = ( ).
Proof. Corollary of Lemmas 10 and 11.
⊓ ⊔
Without loss of generality we may assume that all fetch events of are located within 1 · x 1 : every thread can always first fetch all instructions and in the rest of the computation only execute them; such a reordering does not change the trace. Also, note that the maximal number of events an instruction can generate is | | + 2. This bound is achieved by a store that is fetched, committed, and propagated to all threads. Then the following lemma holds:
Proof. By definition of and properties of projection.
Together with Lemma 6 this proves Theorem 1.
·load( )·load( )·commit( )·commit( ), which is essentially MP with fetch events moved to the front. We cancel the x events (crossed out) related to the store instruction , as is the last instruction of thread 1 and no address depends on it (we could also cancel the events of instead). Therefore, 1 := fetch( )·fetch( )·fetch( ), 2 := commit( )·prop( , 1), Fig. 3 . Trace of the computations ′ and from Example 3.
The trace of ′ is shown in Figure 3 . The SC computation with the same trace is :
It is feasible and has the same trace as and MP (Figure 2 ).
From Normal-Form Computations to Emptiness
We now reduce robustness to language emptiness. First, we define a multiheaded automaton capable of generating all normal-form computations of a program. Next, we intersect it with regular languages that check cyclicity of the happensbefore relation. Altogether, the program is robust iff the intersection is empty.
Generating Normal-Form Computations
To generate all normal-form computations, we use so-called multiheaded automata [8] . Essentially, a multiheaded automaton generates a computation 
Lemma 15 ([8])
. Emptiness for -headed automata is NL-complete.
We will generate all normal-form computations of program with theheaded automaton ( ) := ( , E, , 0 , ), where := | | + 3. The automaton generates all events related to a single instruction in one shot, but, possibly, in different parts of the computation. All fetch events are generated in the first part of the computation. In order to generate them, the automaton keeps track of the destination state of the last fetched instruction in each thread (component ctrl-state of the automaton state).
Each instruction can only read the last value written to a register. Therefore, the automaton only needs to remember |REG| register values per thread (component reg-value). However, an instruction cannot be executed until the values of all registers that it reads become known. To obey this restriction, the automaton memorizes the part of the computation in which the register value gets computed (reg-comp-head). For example, while handling an assignment r 1 ← r 1 + r 2 , the automaton learns that the new value of r 1 is the sum of the current values of r 1 and r 2 . It also remembers that this value is available no earlier than the current values of r 1 and r 2 are computed. Similarly, the automaton remembers the parts of the computation in which the addresses of load and store instructions become known (addr-comp-head), and certain kinds of instructions get committed (reg-comm-head, assume-comm-head, addr-comm-head).
The automaton has to keep a separate memory state for each thread and for each part of the computation. The memory state of a thread in a part is updated when a store instruction gets propagated to this thread in this part. When a load instruction is handled, the automaton chooses a part where the load event takes place and uses the memory state of that part. Besides the memory valuation (mem-value), the memory state includes coherence keys (last-key) to guarantee that the generated computation respects the coherence order.
When starting the computation, the automaton non-deterministically guesses the memory valuations and coherence keys for all parts of the computation (except the first one). Upon termination, the automaton checks that the parts of the computation generated by each head fit together at the concatenation points. This ensures the overall computation is valid for the program. The trick is to remember the guess of the initial memory valuations and coherence keys in immutable components of the automaton state (mem-value , last-key ). The final states require that the current memory state in part h of the computation coincides with the guessed initial state in part h + 1.
State space A state from (except the special initial state 0 ) includes the following information:
-ctrl-state(tid) gives the current control state of thread tid.
-reg-comp-head(tid, r) gives the part in which last value assigned to register r in thread tid gets computed. -reg-value(tid, r) gives this computed value.
-reg-comm-head(tid, r) gives the part in which the last instruction assigning a value to register r in thread tid gets committed. -assume-comm-head(tid) gives the part in which the latest fetched condition in thread tid is committed. -mem-value(tid, a, h) gives the value of the last write to a propagated to thread tid in the part h or earlier.
-last-key(tid, a, h) gives the coherence key of the last write to a propagated to thread tid in the part h or earlier.
-mem-value , last-key are immutable copies of the guessed values of the previous two components (see MH-GUESS below). -early-mem-value(tid, a, h) gives the value written by the last fetched store to a which is still in-flight in the part h of computation, ⊥ if there is no such store, ⊤ if the value of the store is unknown or there is a later in-flight store in this part with an unknown address. -addr-comp-head(tid) gives the leftmost part of the computation, in which the addresses of all already fetched memory accesses are computed. -addr-comm-head(tid, a) gives the rightmost part of the computation having a commit to address a by thread tid. -instr-count(tid) gives the number of instructions fetched in thread tid.
For brevity we allowed a single transition to be labeled by several events. An automaton with such transitions can be trivially translated to the canonical form by breaking one such transition into several consecutive ones.
Final states The set of final states is a subset of ∖ { 0 } consisting of all states with mem-value(tid, a, h) = mem-value (tid, a, h+1), last-key(tid, a, h) = last-key (tid, a, h + 1) for all tid ∈ TID, a ∈ ADDR, h ∈ [1.. − 1].
Soundness and completeness
Lemma 16. ℒ( ) ⊆ C power ( ).
Let ( 
, otherwise, prop(tid, a) = init a . SND-C For each tid ∈ TID: ctrl-state(tid) = dst(last( 1 .ts(tid).fetched)) (or 0tid if no instructions were fetched). SND-D For each tid ∈ TID, r ∈ REG, for each h ∈ [reg-comp-head(tid, r).. ]:
reg-value(tid, r) = eval(tid, instr-count(tid) + 1, r) computed for the state h . SND-E For each tid ∈ TID, r ∈ REG, h ∈ [reg-comm-head(tid, r).. ]: let be the index of the latest instruction in h .ts(tid).fetched writing to r, then ∈ h .ts(tid).committed. SND-F For each tid ∈ TID, h ∈ [assume-comm-head(tid).. ]:
h does not contain uncommitted conditional instructions in thread tid having indices ≤ instr-count(tid). SND-G For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: let := h .prop(tid, a).
SND-H For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: last-key (tid, a, h) ≤ h .co( h .prop(tid, a)) = last-key(tid, a, h) ≤ last-key (tid, a, h + 1). SND-K For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: let ∈ N be the maximal index, such that h .ts(tid 
addr(tid, ) = a in for some , then ∈ h .ts(tid).committed.
Finally we will show that h = 0 h+1 for all h ∈ [1.. − 1] and ∈ , thus proving the claim of the lemma.
Base case: = 1, we must show that there 1 satisfies the inductive statement. This is easy to check by definition of the destination state of MH-GUESS transition.
Step case: assume the inductive statement holds for some ∈ [0.. − 1]. Consider (for notational convenience and without loss of generality we assume below that h ̸ = h ′ for ̸ = ′ ):
. Let e 1 := (fetch, tid, instr), e 3 := (commit, tid, ). We need to show that −1 h1 e1 − → h1 , i.e. that the assignment instruction can be fetched. This follows from the choice of h 1 := 1 in MH-ASSIGN and SND-B1, SND-C. We also need to show that −1 h3 e3 − → h3 , i.e. that the assignment instruction can be committed. First, the e 3 transition requires the instruction being committed to be fetched, which holds due to SND-B1 and h 3 ≥ h 1 . Second, this instruction must be not committed yet, which holds by SND-B2 and the fact that commits each instruction once and only once. Third, all control dependencies must be committed. This is by the choice of h 3 in MH-ASSIGN and SND-F. Fourth, all the preceding data dependencies must be committed. This is by the choice of h 3 in MH-ASSIGN and SND-E. Finally, the argument of the function must be computed. This is by choice of h 3 ≥ h 2 in MH-ASSIGN, Lemma 3, and SND-D.
In the end, we must show that the invariants hold in the new state. The only non-trivial thing is SND-D, which holds due to SND-D, definition of v in MH-ASSIGN, definitions of eval, and the fact that functions in FUN are deterministic.
The proof is similar to the previous case. The commit transition additionally requires eval(tid, , v ) ̸ = 0, which holds due to the fact that a similar check in MH-ASSUME holds, SND-D, definitions of eval, the fact that functions in FUN are deterministic.
. Let e 1 := (fetch, tid, instr), e 2 := (load, tid, , a), e 3 := (commit, tid, ). Next, we show that
h2 , where this transition is a POW-EARLY transition in the early read case of MH-LOAD and a POW-LOAD transition in the load from memory case. First, we must show that h .ts(tid).loaded[ ] = ⊥. This holds by SND-B3 and the fact that generates a load event once and only once for a single fetched load instruction. Assume the early read case. This means, early-mem-value(tid, a, h 2 ) ∈ DOM. By SND-K, this means, the last fetched store with an unknown address or address of the load is not yet committed, has the address of the load and has the value known. By POW-EARLY, the load can take the value from this store, and SND-B3 holds in the new state. Consider the load from memory case. This means, early-mem-value(tid, a, h 2 ) = ⊥. By SND-K, this means, there is no earlier fetched store with the same address which is not yet committed. By POW-LOAD, the load can take the value from the last propagated store, and SND-B3 holds in the new state. Argumentation for prop, tid , tid, , a) . Let e 1 := (fetch, tid, instr), e 3 := (commit, tid, , k, a), e 4 := (prop, tid, tid, , a), e +3 := (prop, tid , tid, , a) for ∈ [1.. ]. 
− →
h3 holds for the same reasons as in the case of a load. The requirement that the coherence key is unique in POW-STORE follows from a similar requirement in MH-STORE and SND-H. By POW-STORE, the only available transition from h2 is a propagation of the write to its thread, i.e. e 4 , which indeed follows e 3 in . Next, we show that e 4 and further propagate transitions are feasible. First, POW-PROP rule requires the write being propagated to have a coherence key (i.e. to be committed), which holds by choice of h , ∈ [3.. + 3] in MH-STORE and SND-B2. Second, it requires the coherence key of the latest propagated store to be less than the key of the store being propagated. This is adhered due to the check last-key(tid ′ , a, h) < k and SND-H. It is easy to see that the inductive statements hold in the new state as well.
Now we prove h = 0 h+1 for all h ∈ [1.. − 1]. The equality of ts components immediately follows from SND-B inductive statement. Now we prove ∈ . FIN-COMM holds, because always emits a commit event for each fetched instruction.
Let us turn to FIN-LD property. First, one should note that generates prop events for stores to the same address in each part in the ascending order by k. This is by MH-STORE. Together with SND-H, this means that these events are sorted in in the ascending order by k. The rest of the proof of FIN-LD is a simple case consideration: whether the loads , ′ were done from memory or from a local store early.
FIN-LD-ST is proven by a similar case consideration.
⊓ ⊔
We call a prefix of and write ⊑ if = · for some .
Lemma 17. { ∈ C power ( ) | is in normal form of degree } ⊆ ℒ( ).
Proof. Let = 1 · · · ∈ C mm ( ) be a normal-form computation, i.e. 0 − → ∈ . We show that there is a sequence of transitions 0
. By induction on ∈ [1, ∞) we show the following inductive statements:
CMPL-A There is a sequence of transitions:
CMPL-C If e 1 , e 2 ∈ are two events related to instruction (tid, ), then e 1 ∈ h for some h iff e 2 ∈ h ′ for some h ′ . CMPL-D For each tid ∈ TID: ctrl-state(tid) = dst(last( 1 .ts(tid).fetched)) (or ctrl-state(tid) = 0tid if no instructions were fetched). CMPL-F For each tid ∈ TID, r ∈ REG, h ∈ [reg-comp-head(tid, r).. ]:
reg-value(tid, r) = eval(tid, instr-count(tid) + 1, r) computed for the state h . CMPL-F' For each tid ∈ TID, r ∈ REG, h ∈ [1..reg-comp-head(tid, r) − 1]:
eval(tid, instr-count(tid) + 1, r) = ⊥. CMPL-G For each tid ∈ TID, r ∈ REG, h ∈ [reg-comm-head(tid).. ]: let be the index of the last instruction in h .ts(tid).fetched writing to r, then ∈ h .ts(tid).committed. CMPL-G' For each tid ∈ TID, r ∈ REG, h ∈ [1..reg-comm-head(tid, r) − 1]:
let be the index of the last instruction in h .ts(tid).fetched, then ̸ ∈ h .ts(tid).committed. CMPL-K For each tid ∈ TID, h ∈ [assume-comm-head(tid).. ]: let be an index of an assume() instruction in h .ts(tid).fetched, then ∈ h .ts(tid).committed. CMPL-K' For each tid ∈ TID, h ∈ [1..assume-comm-head(tid) − 1]: let be an index of the last assume() instruction in h .ts(tid).fetched, then ̸ ∈ h .ts(tid).committed. CMPL-L For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: let := h .prop(tid, a). If = init a , mem-value(tid, a, h) = 0. If = (tid ′ , ′ ), mem-value(tid, a, h) = val(tid ′ , ′ ) computed in h . CMPL-M For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: last-key (tid, a, h) < h .co( h .prop(tid, a)) = last-key(tid, a, h) ≤ last-key (tid, a, h + 1). CMPL-N For each tid ∈ TID, a ∈ ADDR, h ∈ HEAD: let ∈ N be the maximal index, such that h .ts(tid).fetched[ ] is a store, addr(tid, ) = a in . Let ′ be the maximal index, such that h .ts(tid).fetched[ ′ ] is a store, addr(tid, ′ ) ∈ {⊥, a} in h . Then early-mem-value(tid, , h) = ⊥ if such does not exist or ∈ h .ts(tid).committed. Otherwise, early-mem-value(tid, , h) = ⊤ if addr(tid, ′ ) = ⊥ or val(tid, ) = ⊥ in h . Otherwise, early-mem-value(tid, , h) = val(tid, ) computed in h . CMPL-P For each tid ∈ TID, a ∈ ADDR, h ∈ [addr-comm-head(tid, a).. ]: if addr(tid, ) = a in for some , then ∈ h .ts(tid).committed. CMPL-P' For each tid ∈ TID, a ∈ ADDR, h ∈ [1..addr-comm-head(tid, a) − 1]:
there is with addr(tid, ) = a in , such that ∈ h .ts(tid).committed. CMPL-R For each tid ∈ TID: instr-count(tid) = | 1 .ts(tid).fetched|.
Base case: = 1. We choose the first (MH-GUESS) transition 0 1 −→ 1 , so that the inductive statements hold:
Guess We define mem-value and last-key components of 1 according to CMPL-L and CMPL-M requirements. The other inductive statements trivially hold.
Assume the inductive statements hold for and h ̸ = for some h ∈ HEAD. We show they hold for ′ := + 1. The proof is done by pointing out an appropriate transition
+1
− −− → +1 . We choose the first possible option out of the following:
Assignment Assume e 1 ⊑ h1 , e 3 ⊑ h3 , where h 1 < h 3 (h 1 = h 3 is possible, but here and further we write strict inequalities for notational convenience), e 1 := (fetch, tid, 1 cmd − − → 2 ), e 3 := (commit, tid, ), h 1 = 1, = instr-count(tid), cmd = r ← v . Then, as we show next, a MH-ASSIGN transition is feasible. First, h1 e1 − →, therefore, the state of the last fetched instruction in thread tid in h1 is 1 . By CMPL-D, ctrl-state(tid) = 1 too. Second, we choose h 2 := max{reg-comm-head(tid, r) | r is read in cmd}. It satisfies the requirements from MH-ASSIGN. Note that h 2 ≤ h 3 by CMPL-F' and POW-COMMIT: an instruction cannot be committed, until its arguments are computed. Third, we must show that for each register r read by the instruction holds h 3 ≥ reg-comm-head(tid, r) and h 3 . This holds by CMPL-G', CMPL-K', and POW-COMMIT: an instruction cannot be committed until its data and control dependencies are committed. In the destination state, CMPL-F holds by CMPL-F in the source state, definition of reg-value ′ in MH-ASSIGN and definitions of eval. The other inductive statements trivially hold. Assume Assume e 1 ⊑ h1 , e 3 ⊑ h3 , where h 1 < h 3 , e 1 = (fetch, tid, 1 cmd − − → 2 ), e 3 = (commit, tid, ), where = instr-count(tid), h 1 = 1, = instr-count(tid), cmd = assume( v ). Then, a MH-ASSUME transition is feasible. The proof is similar to the proof for the case of assignment. The MH-ASSUME transition additionally requires eval(tid, v ) ̸ = 0. This holds by CMPL-F, definition of reg-value ′ in MH-ASSIGN and definitions of eval. The inductive statements trivially hold in the destination state. Load Assume e 1 ⊑ h1 , e 2 ⊑ h2 , e 3 ⊑ h3 , where h 1 < h 2 < h 3 , e 1 = (fetch, tid, 1 cmd − − → 2 ), e 2 = (load, tid, , a), e 3 = (commit, tid, ), = instr-count(tid), cmd = r ← mem[ v ]. We show that a MH-LOAD transition is feasible. We point out only differences with respect to the proof for the assignment case. Assume e 2 was produced by a POW-EARLY transition. This means, the last store writing to a has its address known and is not committed yet in h2 . Then, by CMPL-N, early-mem-value(tid, a, h 2 ) ∈ DOM, and we have v := early-mem-value(tid, a, h 2 ). Assume e 2 was produced by a POW-LOAD transition. Then, POW-EARLY transition was not possible (Lemma 4, Lemma 5). This means, there was no in-flight stores to a in h2 . Then, by CMPL-N, early-mem-value(tid, a, h 2 ) = ⊥, and we have v := mem-value(tid, a, h 2 ). In both cases, by CMPL-N, CMPL-L we have reg-value ′ and reg-comp-head ′ satisfying CMPL-F and CMPL-F'. Additionally, we must show that h 3 ≥ addr-comm-head(tid, a). This holds by CMPL-P' and CMPL-N.
